

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
30 June 2005 (30.06.2005)

PCT

(10) International Publication Number
WO 2005/060090 A1

(51) International Patent Classification⁷: **H03G 3/00**,
H03F 1/02, 3/45

(21) International Application Number:
PCT/EP2004/014169

(22) International Filing Date:
13 December 2004 (13.12.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
03293116.4 12 December 2003 (12.12.2003) EP

(71) Applicant (for all designated States except US):
FREESCALE SEMICONDUCTOR, INC. [US/US];
6501 William Cannon Dr., Austin, TX 78735 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **TRAUTH, Gerhard**
[FR/FR]; 85, avenue Baiiovilla, F-31600 Muret (FR).
ODDOART, Ludovic [FR/FR]; 7, rue Painleve, F-31270
Frouzins (FR). **TRICHET, Jacques** [FR/FR]; 10, impasse
de la Cassagnere, F-31270 Cugnaux (FR). **VANHUFFEL,**
Vincent [FR/FR]; 11, rue Gilbert Affre, F-31830 Plaisance
du Touch (FR).

(74) Agent: **WHARMBY, Martin, A.**; c/o Impetus IP Ltd,
Grove House, Lutyens Close, Chineham Court, Bas-
ingstoke, Hampshire RG24 8AG (GB).

(81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,
AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN,
CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI,
GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE,
KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD,
MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG,
PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM,
TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM,
ZW.


(84) Designated States (unless otherwise indicated, for every
kind of regional protection available): ARIPO (BW, GH,
GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM,
ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI,
FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO,
SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN,
GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

[Continued on next page]

(54) Title: A POWER AMPLIFIER MODULE AND A TIME DIVISION MULTIPLE ACCESS RADIO



(57) Abstract: A power amplifier module (200) comprises a power amplifier circuit (201) having an output power level controlled by a power supply voltage. A power supply transistor (207) controls the power supply to the power amplifier circuit (201) from a drive signal which is received from a drive circuit (209). The drive circuit (209) generates the drive signal in response to a power level input signal, which specifically may correspond to a power ramping for a GSM cellular communication system. The power amplifier module (200) furthermore comprises a detection circuit (211) which determines an operating characteristic of the power supply transistor (207). The operating characteristic is preferably a saturation characteristic. A control circuit (213) controls the drive signal in response to the operating characteristic. The control circuit (213) preferably controls the drive signal such that the power supply transistor (207) does not enter the linear region for a Field Effect Transistor and the saturated region for a bipolar transistor.

WO 2005/060090 A1



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

A POWER AMPLIFIER MODULE AND A TIME DIVISION MULTIPLE ACCESS RADIO

5

Field of the invention

The invention relates to a power amplifier module and in particular, but not exclusively, to a power amplifier module for a Time Division Multiple Access
10 (TDMA) radio communication system.

Background of the Invention

15

In the last century, radio transmission of modulated signals has become one of the most widespread means for communication over distance. In recent years, the use of radio communication has become even more ubiquitous with the advent of e.g. wireless local networks and mobile telephones.

20

A key parameter in radio communication systems is the design of the power amplifiers that amplify radio signals to power levels suitable for transmission by an antenna. The design and performance of the power amplifiers are particularly critical in order to meet system requirements related to adjacent
25 channel interference, low distortion, high power levels, low battery levels etc.

Furthermore, requirements for the functionality of power amplifiers have tended to become more complex over the years. For example, cellular communication systems not only require high performance operation during
30 transmission but also require that the power output level can be varied over a large dynamic range and can be controlled with a high degree of accuracy.

For example, cellular communication systems use power control loops to adjust the transmit power of radio units (both base stations and mobile stations to reflect the current radio propagation conditions. Thus, a transmission from
5 and to a mobile station at the edge of a coverage area and/or in a propagation fade will be at a high power level whereas transmission from and to a mobile station close to the base station will be performed at significantly lower power levels. Accordingly, the radio units comprise functionality for dynamically controlling the output power level of the power amplifiers.

10

Furthermore, in particular TDMA cellular communication systems, such as the Global System for Mobile communication (GSM), prescribe a tight temporal and frequency domain envelope mask of the transmitted signal. Specifically, as transmission occurs in short bursts, the cellular
15 communication systems prescribe a specific power ramping during power up and power down in order to reduce the spectral spreading of the signal and thereby the adjacent channel interference.

Accordingly, much research has been conducted in the field of optimisation of
20 power amplifiers. One method proposed for controlling the power output level of a power amplifier comprises regulating the output power level by controlling the power supply to the power amplifier.

FIG. 1 illustrates the principle of power supply regulation of the output power
25 level of a power amplifier in accordance with prior art.

In FIG. 1, a power amplifier circuit 101 is operable to amplify a radio signal for transmission via an antenna (not shown). The power amplifier circuit 101 is provided with a power supply having a voltage V_{cc} which is controlled by a
30 Field Effect Transistor (FET) 103. The FET 103 has a source connected to a

battery providing a battery voltage V_{Bat} and drain connected to a power supply input of the power amplifier circuit 101.

The power amplifier circuit 101 is coupled such that the output power of the
5 power amplifier depends on the supply voltage V_{cc} . Thus, for a constant envelope radio signal fed to the power amplifier, the output power of the power amplifier circuit 101 is controlled by the value of the supply voltage V_{cc} .

The gate of the FET 103 is coupled to an operational amplifier (op-amp) 105
10 which provides a drive signal that controls the supply voltage V_{cc} . The supply voltage connection to the power amplifier circuit 101 is fed to the non-inverting input of the op-amp 105 through two resistors 107, 109. The FET 103 is a PMOS FET coupled in an inverting configuration. Thus, the coupling between the op-amp 105, the FET 103 and the two resistors 107, 109 forms a
15 conventional feed-back controlled buffer or amplifier circuit providing high input impedance buffering of the input signal V_{in} of the op-amp 105 such that V_{cc} is proportional to V_{in} . In the example, the resistors 107, 109 of the divider both have a value of R thereby resulting in a gain of the control circuitry of two i.e. in that $V_{\text{cc}}=2 \cdot V_{\text{in}}$.

20

FIG. 1 furthermore illustrates an example of an input signal 111 which controls the power ramping of the power amplifier circuit 101 in connection with transmission of a burst in a TDMA cellular communication system.

Specifically, the specific characteristics of the illustrated power ramping are
25 compatible with the Global System for Mobile communication (GSM).

In accordance with the GSM Technical Specifications, a TDMA burst initiates by an approximately 20 μsec long power up ramp and terminates with an approximately 20 μsec long power down ramp. The power up and down ramp
30 effectively removes higher spectral components from the signal thereby significantly reducing adjacent channel interference. Accordingly, the input

signal 111 comprises an approximately 20 μ sec long power up ramp component followed by a static component for the duration of the burst, followed by an approximately 20 μ sec long power down ramp component. For a mobile station, the signal is then zero until the next transmission burst to the base station.

Thus, the input signal to the op-amp 105 controls the temporal power ramping of the power output level.

Although the circuit of FIG. 1 may meet the requirements of e.g. the GSM system, it has a number of associated disadvantages.

One disadvantage is that the circuit of FIG. 1 requires a supply voltage V_{Bat} which is substantially higher than the supply voltage V_{cc} to the power amplifier circuit 101 in order to guarantee optimal performance. If V_{Bat} is not sufficiently large, the FET 103 will enter the linear region of the operating characteristic of the FET. In the linear region, the FET has little gain and effectively operates more as a variable resistor than as a gain element. This significantly alters the dynamic performance of the control loop and results in degraded transient response and substantially increased adjacent channels spurious.

In order to prevent this effect, the circuit of FIG. 1 is conventionally provided with functionality for clamping the power amplifier circuit supply voltage V_{cc} to a maximum value which ensures that the FET is still operating with a substantial gain. The clamp voltage is determined to comply with the minimum battery voltage in order to ensure that the FET operates with sufficient gain during the entire battery life cycle. Typically, the clamping is performed by limiting the input voltage V_{in} to a value which ensures full performance at minimum battery voltage. This clamping of the supply voltage V_{cc} is necessary to avoid the power amplifier distorting the power ramp shape

if the input signal seeks to drive the output power level higher than can be achieved with the clamped supply voltage. This distortion increases adjacent channels spurious.

5 Furthermore, although a clamp voltage compatible with the minimum battery voltage ensures that the specifications may be met in all conditions, it limits the output power level for higher battery voltages. Thus, the supply voltage limitation at the minimum clamp voltage results in the dynamic range of the supply voltage V_{cc} and thereby the output power of the power amplifier circuit
10 101 being substantially reduced.

Also, a clamping voltage will result in a substantial voltage drop over the FET 103 at higher battery voltages where the output power may be limited by the clamp voltage rather than the battery voltage. Since the supply current for the
15 power amplifier flows through the FET 103, the power dissipation of the FET 103 becomes substantial thereby reducing efficiency of the power amplifier, increasing battery drain and increasing heat dissipation in the FET 103.

For example, a typical battery voltage may vary between 2.8 V and 5.5 V. If
20 the supply voltage V_{cc} is clamped at e.g. 2.5 V, the dynamic range of V_{cc} is limited to between 0 and 2.5V even with a battery voltage of 5.5V.

Furthermore, at a battery voltage of 5.5V the voltage drop over the FET 103 is 3 V for a V_{cc} of 2.5V. Thus, more power is dissipated in the FET 103 than in the power amplifier. The reduced dynamic range may accordingly not only
25 reduce the output power level of the power amplifier circuit but may also increase the heat dissipation as the power which is not transmitted is dissipated in the FET 103.

Hence, an improved power amplifier module would be advantageous and in
30 particular a power amplifier module which is practical to implement and/or allows increased flexibility, increased dynamic range of the output power,

reduced heat dissipation, improved transient performance, reduced adjacent channels spurious and/or increased battery life would be advantageous. In particular a power amplifier module suitable for a TDMA communication system and providing improved output power control and/or increased
5 coverage would be advantageous.

Summary of the Invention

10 The present invention provides a power amplifier module and a Time Division Multiple Access radio as described in the accompanying claims.

15 Brief Description of the Drawings

An embodiment of the invention will be described, by way of example only, with reference to the drawings, in which

20 FIG. 1 illustrates power supply regulation of an output power level of a power amplifier in accordance with prior art;

FIG.2 illustrates a power amplifier module in accordance with an embodiment of the invention;

25

FIG. 3 illustrates a detailed schematic of a drive circuit 209, control circuit 213 and detection circuit 211 in accordance with an embodiment of the invention;

FIG. 4 illustrates a comparison of a transient response between a power amplifier module in accordance with prior art and a power amplifier module in

30 accordance with an embodiment of the invention; and

FIG. 5 illustrates a comparison of spurious spectra from a power amplifier module in accordance with prior art and a power amplifier module in accordance with an embodiment of the invention.

5

Detailed Description of a Preferred Embodiment of the Invention

The accompanying drawings show a power amplifier module comprising: an RF power amplifier circuit (201) having a power supply regulated output
10 power level; a power supply transistor (207) coupled to the power amplifier circuit (201) and operable to control a power supply to the power amplifier circuit (201) in response to a drive signal; a drive circuit (209) coupled to the power supply transistor (207) and operable to generate the drive signal in response to a power level input signal; operating characteristic responsive
15 means (211) responsive to a voltage across the power supply transistor (207) related to saturation of the power supply transistor (207); and a control circuit (213) coupled to the drive circuit (209) and operable to control the drive signal in response to the voltage across the power supply transistor (207).

20 The power amplifier may be a complete power amplifier or further functionality may be used together with the power amplifier module to provide a complete power amplifier. The power amplifier module may further be implemented in a single or plurality physical elements and may further comprise other circuits or functionality.

25

The drive signal is controlled to ensure that the power supply transistor remains in a desired operating range having a desired operating characteristic. Rather than clamping the power supply of the power amplifier to a specific level, a variable control of the operating conditions of the power
30 supply transistor may be achieved. Specifically, if the power amplifier module

is supplied by a variable voltage power supply, such as a battery, the entire dynamic range of the variable voltage power supply may be exploited.

This may for example allow increased dynamic range of the power supply to
5 the power amplifier circuit, improved operation of the power supply transistor, increased dynamic range of the output power, reduced heat consumption, improved efficiency, increased coverage range of a radio unit comprising the power amplifier module, improved distortion performance, improved power control transient response and/or reduced adjacent channel spurious.

10

The power amplifier circuit is arranged such that the output power level depends on the power supply power and typically the power supply voltage to the power amplifier circuit. Thus, the gain of the power amplifier circuit may depend on the power supply and the output power level may be controlled by
15 controlling the power supply to the power amplifier circuit. Specifically, the drive signal may control the output power level of the power amplifier circuit.

In the embodiment of the invention shown in the drawings, the voltage sensed, which is related to a saturation characteristic, is related to the operating point
20 of the power supply transistor and in particular to the functionality of the power supply transistor in this operating point. Specifically, the saturation characteristic relates to a relation between the operating point of the power supply transistor and a saturation region in the characteristics of the power supply transistor. Preferably this saturation characteristic corresponds to a
25 gain characteristic and the power supply transistor may be considered to be saturated when the power supply transistor is operated in a region wherein the gain of the power supply transistor is below a given threshold.

For example, a bipolar transistor may be considered to be saturated when it is
30 operated in the region conventionally referred to as the saturation region

whereas a FET transistor may be considered to be saturated when it is operated in the region conventionally referred to as the linear region.

Similarly, the bipolar transistor may be considered not to be saturated when it
5 is operated in the region conventionally referred to as the normal or active region whereas a FET transistor may be considered not to be saturated when it is operated in the region conventionally referred to as the saturated region. Thus, specifically the FET may be considered not to be saturated when it predominantly operates as a gain element rather than when it predominantly
10 operates as a variable resistive element. Accordingly, the FET is considered active and non-saturated when it is operating in the region conventionally referred to as the saturated region (the term saturated region refers to the saturation of the channel of the FET. The channel is saturated when the FET is active, i.e. when the FET is operating with high gain, and thus the channel
15 is saturated when the FET itself is not considered saturated).

Thus direct control of the drive signal is enabled to ensure that the transistor does not become saturated. Hence, the power amplifier module may directly control operation in response to the actual operating point of the power supply
20 transistor in the actual current circumstances rather than based on worst case assumptions. Performance may therefore be significantly improved for the majority of operating conditions of the power supply transistor and the power amplifier module.

25 The control circuit comprises a negative feedback loop from the means for determining to the drive circuit. The negative feedback is preferably such that if the power supply transistor is about to enter an undesirable region of operation (e.g. wherein it is considered saturated), the negative feedback loop acts to reduce or increase the drive signal to drive the power supply transistor
30 away from the undesirable region. This allows for a simple but efficient implementation.

Preferably, the power supply transistor is a Field Effect Transistor (FET).and
the control circuit is operable to control the drive signal to substantially
prevent the power supply transistor from entering a FET linear region
5 operating state.

The FET is preferably operated in the active gain region known as the
saturated region and prevented from entering the linear region where
performance is degraded. By directly controlling the drive signal in response to
10 the operating characteristic of the FET, efficient control is enabled or
facilitated resulting in improved performance for the current conditions.
Specifically, a given output power output level spurious and transient
performance is ensured while allowing increased output range of the power
supply to the power amplifier circuit, improved operation of the power supply
15 transistor, increased output power range, reduced heat consumption, improved
efficiency, increased coverage range of a radio unit comprising the power
amplifier module, and/or reduced spurious levels such as reduced adjacent
channel interference.

20 The operating characteristic responsive means preferably comprises a sense
transistor operable to detect a drain- gate voltage of the power supply
transistor. This provides for a particularly advantageous implementation.
Specifically, a simple and accurate detection of the power supply transistor
entering the linear region may be implemented. Furthermore, this
25 implementation does not necessitate passive components thereby providing an
implementation particularly suitable for integrated manufacture and having
reduced size.

The sense transistor is operable to conduct a current if the power supply
30 transistor enters a FET linear region of operation, and the control circuit is
operable to control the drive signal in response to the current. This provides

for an advantageous implementation wherein the current conducted by the sense transistor may be detected by circuitry of the control circuit. The sense transistor may be arranged to conduct the current in accordance with any suitable definition or characterisation of the linear region and may specifically
5 be dimensioned such that the current is conducted when an absolute sense voltage associated with the power supply transistor and coupled to the gate of the sense transistor exceeds a threshold.

The sense transistor conducts current if a drain-source voltage of the power supply transistor is below a gate-source voltage minus a threshold voltage of the power supply transistor. Specifically, the sense transistor may conduct current when $V_{ds} \leq V_{gs} - V_t$ where V_{ds} is the drain source voltage of the power supply transistor, V_{gs} is the gate source voltage of the power supply transistor and V_t is the threshold voltage of the power supply transistor. This provides a
15 suitable indication of the crossover between the FET linear region and the FET channel saturated region and thus provides a suitable measure for the FET entering the linear region

The control circuit is operable to reduce an absolute amplitude of the drive
20 signal in response to the sense transistor conducting the current. This allows for a low complexity and practical implementation resulting in suitable performance.

A gate of the sense transistor is connected to a gate of the power supply
25 transistor and a source of the sense transistor is connected to a drain of the power supply transistor. This allows for a particularly efficient and simple detection circuit. The gate of the sense transistor may directly sense a gate drain voltage of the power supply transistor.

30 The sense transistor has a threshold voltage similar to the threshold voltage of the power supply transistor. This allows for a particularly efficient and simple

detection circuit. For example, if the gate of the sense transistor is connected to a gate of the power supply transistor and a source of the sense transistor is connected to a drain of the power supply transistor, the sense transistor will start conducting current exactly when $V_{ds} \leq V_{gs} - V_t$ for the power supply
5 transistor.

In use, the supply voltage for the power supply transistor may be a variable voltage. The supply voltage may for example be from a battery providing a voltage that varies as the battery is discharged. The performance of the power
10 amplifier module supplied with a varying voltage is improved and may in particular provide performance suitable for the current supply voltage rather than being limited to a worst case supply voltage.

The power supply transistor is preferably a bipolar transistor. The control
15 circuit is operable to control the drive signal to substantially prevent the power supply transistor from entering a bipolar transistor saturated region. The bipolar transistor has undesirable gain performance in the saturated region and improved transient and/or spurious performance of the power amplifier module may be achieved by preventing the power supply transistor
20 entering the saturated region.

The following description focuses on an embodiment of the invention applicable to a power amplifier module for a radio in a TDMA cellular communication system such as GSM (Global System for Mobile
25 communication). However, it will be appreciated that the invention is not limited to this application.

Although the description refers to a power amplifier module and describes this as an integrated unit, it will be clear that the term simply refers to a
30 functional module and does not imply any physical, functional or logical restriction. The power amplifier module may be implemented in any suitable

form and may specifically be partitioned, located, distributed and physically, logically or functionally combined with any other circuitry in any suitable form.

5 FIG. 2 illustrates a power amplifier module 200 in accordance with an embodiment of the invention. The power amplifier module 200 comprises a power amplifier circuit 201 which is operable to receive an input signal and amplify it to a suitable output power level. The power amplifier circuit 201 is coupled to an antenna 203 which converts the amplified signal to
10 electromagnetic radio waves. The power amplifier circuit 201 has a power supply regulated output power level. Thus, the power amplifier circuit 201 is constructed such that the output power level and the gain of the power amplifier circuit 201 depends on the power supply, and specifically on the supply voltage, as is well known in the art.

15 A power supply input 205 of the power amplifier circuit 201 is coupled to a drain of a PMOS FET 207. The source of the FET 207 is coupled to a power supply which provides a variable voltage. The power supply is in the specific example a battery (not shown) which provides a voltage which varies
20 depending on the charge state of the battery. In the example, the battery voltage V_{Bat} varies between 2.8V and 5.5V.

The gate of the FET 207 is connected to a drive circuit 209 which generates a drive signal. The drive circuit 209 controls the supply voltage V_{cc} at the power
25 supply input 205 by adjusting the drive signal to provide the desired supply voltage V_{cc} . The desired supply voltage V_{cc} is determined by a power level input signal V_{in} input to the drive circuit 209. The drive circuit 209 accordingly controls the supply voltage V_{cc} in response to the input signal V_{in} to provide the required output voltage.

It will be appreciated that the drive circuit 209 may drive the FET 207 to provide the supply voltage V_{cc} in any suitable way. In the described embodiment, the drive circuit comprises an operational amplifier (op-amp) coupled to the FET 207 as in the prior art example of FIG. 1. Hence, the source
5 of the FET 207, and thus the power supply input 205 of the power amplifier circuit 201, may be coupled to drive circuit 209 through a resistive divider as in the circuit of FIG. 1. Thus, when the FET 207 operates in the active gain region, also known as the saturated region, the drive circuit 209 controls the supply voltage V_{cc} to be proportional to the input voltage V_{in} .

10

However, in contrast to the circuit of FIG. 1, the drive signal of the power amplifier module 200 of FIG. 2 is not just controlled by the input voltage and a resistive gain feedback coupling. Rather, the power amplifier module 200 of FIG. 2 further comprises a negative feedback loop responsive to an operating
15 characteristic of the FET. Thus, the power amplifier module 200 of FIG. 2 further comprises functionality for controlling not only the supply voltage V_{cc} but also the operating conditions of the FET 207.

The power amplifier module 200 comprises a detection circuit 211 which is
20 operable to determine an operating characteristic of the power supply transistor. The feedback loop may be responsive to any suitable operating characteristic and accordingly the detection circuit 211 may be coupled to the FET 207 in any suitable way. Preferably, the detection circuit 211 is electrically connected to the FET 207 and measures electrical voltages and/or
25 currents associated with the drain, source and gate of the FET 207 in order to determine a current operating characteristic. However, in other embodiments other parameters and/or couplings may additionally or alternatively be used. For example, a temperature sensitive resistor may be physically located to measure an operating temperature of the FET 207 and used to control the
30 thermal operating conditions of the FET 207.

In the described embodiment, the operating characteristic determined by the detection circuit 211 relates to a saturation characteristic of the FET 207. In this context, the term saturation may be considered to relate to the gain of the FET 207 in the current operating point. Specifically, the FET 207 is considered
5 to be saturated when operating in a region of low gain and it may be considered to be non-saturated when operating in a region having a higher gain.

In the following, the FET 207 will be considered to be saturated when it
10 operates in the FET linear region. In this region, the drain source current through a FET depends strongly on the drain source voltage. The relationship between the drain-source voltage and the drain-source current is relatively linear with a proportionality factor given by the gate-source voltage. consequently, in the linear region, the FET predominantly operates as a
15 variable resistor having a value determined by the gate-source voltage.

The FET will be considered to be active and non-saturated when it operates in the region generally referred to as the FET saturated region (the term saturated here relates to the channel of the FET rather than the FET as
20 whole). In this region, the drain-source current has only a small dependency on the drain-source voltage and is almost exclusively determined by the gate-source voltage. Thus, in the FET saturated region, the FET substantially operates like a transconductive gain element. For clarity, the term active region will in the following be used for the FET operating in a gain element
25 operating condition.

It is clear that the regulation of the supply voltage V_{cc} by the drive circuit is preferably independent of the supply current through the FET 207. Thus, the FET 207 is preferably maintained in the active region. Furthermore, if the
30 FET enters the linear region, the dynamics of the drive circuit 209 control is substantially changed leading to reduced transient and increased spurious

performance. Therefore, the power amplifier module 200 of FIG. 2 comprises functionality for controlling the operating conditions of the FET 207 such that the FET 207 does not substantially enter the linear region but predominantly stays in the active region.

5

In the described embodiment, the detection circuit 211 is connected to the gate and source of the FET 207 and measures the gate-source voltage V_{gs} and the drain-source voltage V_{ds} . Furthermore, the threshold voltage V_t of the FET 207 is known by the detection circuit 211. In the embodiment, the detection
10 circuit 211 simply determines whether the FET 207 is in the linear region or in the active region based on the measured voltages. Specifically, the FET is considered to be in the linear region when $V_{ds} \leq V_{gs} - V_t$ and in the active region otherwise.

15 In other embodiments, other criteria for entering the linear region may be used. For example, it may be considered that the FET is entering the linear region when

$$V_{ds} \leq V_{gs} - V_t + V_m$$

20

wherein V_m is a suitable value introduced to provide a sufficient margin ensuring that the FET is operated well within the active region.

The detection circuit 211 is furthermore coupled to a control circuit 213 which
25 is operable to control the drive signal in response to the operating characteristic. Thus, the control circuit 213 is coupled to the drive circuit and comprises functionality for controlling the drive circuit 209 to modify the drive signal in response to the determination of the detection circuit 211. Thus, the detection circuit 211 and the control circuit 213 together with the drive circuit
30 209 and the FET 207 form a feedback loop that may directly control the operating conditions of the FET 207. The feedback loop may allow for the

supply voltage V_{cc} being restricted only by the actual current operating conditions rather than being based on a worst case assumption.

As a specific example, if the battery voltage is low (e.g. 2.8V) and a high output
5 power is required from the power amplifier circuit 201, V_{in} may be such that it
will seek to drive the supply voltage V_{cc} to a voltage close to or higher than the
battery voltage (e.g. 4 V). However, as the supply voltage V_{cc} is driven towards
this value, the drive signal will increase such that the drain-source voltage
 V_{ds} of the FET 207 is reduced while the gate-source voltage V_{gs} increases.
10 The FET 207 is consequently driven towards the linear mode. However, this
will be detected by the detection circuit 211, and specifically when V_{ds} drops to
a value equal to $V_{gs} - V_t$, the detection circuit 211 will indicate that the FET
207 is just entering the linear region from the active region. In response, the
control circuit 213 provides an input to the drive circuit 209 which results in
15 the drive signal being reduced thereby preventing that the FET 207 enters the
linear region and ensuring that it stays in the active region.

Thus, the drive signal is determined by the input voltage V_{in} until this
reaches a level that for the current operating parameters would cause the FET
20 207 to enter the linear region. At this stage, the control loop comprising the
detection circuit 211 and control circuit 213 takes over and restricts the drive
signal such that the FET 207 is maintained in the active region.

Thus, the supply voltage V_{cc} is not restricted or clamped to a specific low
25 voltage determined by the worst case conditions such as the minimum battery
voltage. Rather, the supply voltage V_{cc} is restricted only to the extent that this
is necessary to maintain the FET 207 in the active region for the current
operating parameters of the power amplifier module 200. This limitation
depends directly on the actual current operating conditions of the FET 207 and
30 therefore is optimised for the current conditions rather than based on a worst
case assumption. For example, the restriction of the supply voltage V_{cc} is not

fixed but depends on the battery voltage. For higher battery voltages, $V_{ds} \leq V_{gs} - V_t$ occurs at a higher supply voltage V_{cc} thereby providing for an increased dynamic range than at lower voltages.

- 5 Accordingly, the supply voltage V_{cc} and the output power level of the power amplifier module 200 is limited by the actual current battery voltage rather than the lowest battery voltage. As a consequence, a significantly larger dynamic range of the supply voltage and the output power level may be provided at higher battery voltages. The transmit power and the coverage of
- 10 the radio is limited by the actual battery voltage rather than the worst case assumption. Furthermore, the increased dynamic range may result in the heat dissipated in the FET being reduced thereby leading to higher efficiency and longer life time.
- 15 Also, the increased dynamic range of the supply voltage V_{cc} reduces the distortion introduced by the restriction of the supply voltage V_{cc} thereby providing less adjacent channel spurious. Alternatively or additionally, the feedback loop may prevent that the input voltage V_{in} is limited or clamped to a voltage sufficiently low to prevent distortion in all circumstances, and
- 20 specifically to a voltage low enough to ensure that no distortion occurs at the lowest battery voltage. Hence, the feedback loop prevents that the performance of the power amplifier module is optimised for the minimum battery voltage but rather is optimised for the actual battery voltage.
- 25 In the described embodiment, the input signal not only determines the steady state output power level but also provides an envelope shaping and power ramping consistent with the technical specifications of the GSM system. The increased dynamic range provides an improved power ramping and transient response for higher output power levels and higher battery voltages.

FIG. 3 illustrates a detailed schematic of the drive circuit 209, control circuit 213 and detection circuit 211. The operation of this circuit will be described in further detail.

- 5 In the circuit of FIG. 3, the drive circuit 209 is substantially implemented as a differential amplifier. The drive circuit 209 comprises an input differential amplifier stage formed by transistors 301 and 303 and current sink 305. The current in the current sink 305 is split between transistors 301 and 303 dependent on the gate voltage at each of these. The input voltage V_{in} is fed to the gate of the first transistor 301 and the feedback signal is fed to the gate of the second transistor 303. The feedback signal corresponds to the supply voltage V_{cc} fed to the feedback input through a resistive divider (not shown) as in the example of FIG. 1.
- 10 The drain of the first transistor 301 is fed to a current mirror formed by transistors 307 and 309. Thus, the current flowing through transistor 301 is mirrored to transistor 309. Similarly, the drain of the second transistor 303 is fed to a current mirror formed by transistors 311 and 313. Thus, the current flowing through transistor 303 is mirrored to transistor 313.
- 20 The drain of transistor 309 is through a cascode transistor 315 connected to a first input of a current mirror formed by transistors 317 and 319. The drain of transistor 313 is through a second cascode transistor 321 coupled to a second input of the current mirror formed by transistors 317 and 319.
- 25 The cascode transistors 315 and 321 reduce the drain voltage variations of the current mirrors thereby providing for an improved current imaging performance.
- 30 Hence, the input circuitry is symmetric with respect to V_{in} and the feedback signal. When the input signal V_{in} is equal to the feedback signal, the circuit is

in balance and the current in the symmetric branches is substantially identical. However, if the input voltage V_{in} increases, more current will flow through the first transistor 301 and less through the second transistor 303. This leads to an increased current through transistor 309 and reduced current
5 through transistor 313 and thus transistor 319. As transistors 319 and 317 are coupled as a current mirror, the current through transistor 317 is also reduced and accordingly transistor 309 is attempting to source more current than transistor 317 can sink thereby resulting in a differential current that will result in a large voltage increase at the drain of transistor 317. Thus, a
10 high gain differential gain stage is achieved.

The drain of transistor 317 is connected to a class AB inverting gain stage comprising transistors 323, 325 and level shifter 327. The class AB inverting gain stage provides a high current drive capability which improves the
15 transient performance of the system by being able to rapidly charge and discharge the large gate capacitance of a power FET.

The output of the class AB inverting gain stage is connected to the gate of the power FET 207. When V_{in} is sufficiently low so that the FET 207 is in the
20 active high gain region, the performance of the control functionality for regulating the supply voltage V_{cc} is given by the circuitry described above. Thus, the drive circuit 209 will operate as a differential high gain amplifier that will drive the output drive signal and thus the supply voltage V_{cc} such that the input voltage V_{in} is equal to the feedback voltage. For a feedback
25 coupling comprising a resistive divider, the resulting amplification from V_{in} to the supply voltage V_{cc} is given by the divide ratio of the resistive divider as is well known in the art.

However, if V_{in} seeks to drive the supply voltage V_{cc} too high relative to the
30 battery voltage V_{Bat} , the FET 207 will begin to enter the linear region as previously described.

In order to prevent this, the circuit of FIG. 3 comprises a detection circuit 211 comprising a single sense transistor 329. The sense transistor 329 is coupled to the FET 207 such that a gate of the sense transistor 329 is connected to a gate
 5 of the power supply transistor 207 and a source of the sense transistor 329 is connected to a drain of the power supply transistor 207.

The sense transistor is in the described embodiment dimensioned to have the same threshold voltage V_t as the FET 207. Referring to the terminals of the
 10 FET 207, the gate-source voltage V_{sense} of the sense transistor 329 is given by:

$$V_{\text{sense}} = V_{\text{gd}} = V_{\text{gs}} - V_{\text{ds}}.$$

The sense transistor will be inactive when the sense voltage V_{sense} is less than
 15 V_t and will start to conduct current when

$$V_{\text{sense}} = V_{\text{gs}} - V_{\text{ds}} = V_t$$

Thus the sense transistor will conduct current when
 20

$$V_{\text{ds}} \leq V_{\text{gs}} - V_t$$

In other words, the sense transistor will in this embodiment start to conduct current exactly when FET 207 enters the linear region. Thus, a very simple
 25 and effective detection circuit 211 comprising only a single transistor is provided.

In some embodiments, the threshold voltages may be different for the FET 207 and the sense transistor 329. Specifically, the threshold voltage of the sense
 30 transistor may be designed to be lower than the threshold voltage of the FET

207 in order to provide a margin with respect to the FET 207 entering the linear region.

It will be appreciated that a more complex detection circuit 211 may be used in
5 other embodiments. For example, a more complex criterion for determining an operating characteristic of the FET may be used and this may for example depend on other and/or more accurate measurements or detections of the voltages and/or currents of the drain, source and gate of the FET 207.

10 The sense transistor 329 is coupled back to the drive circuit 209 and specifically to the drain of transistor 309 through a control circuit 213. The control circuit 213 specifically comprises an output transistor 331 which through a current mirror is coupled to the sense transistor 329. The output transistor 331 is connected to a signal junction in the drive circuit in the form
15 of the drain of transistor 309. The output transistor becomes active when the sense transistor switches on and starts to conduct current. When the output transistor 331 becomes active, it draws current from the drain of transistor 309 thereby reducing the voltage at the input of the class AB inverting gain stage and thus increasing the gate voltage at of FET 207 resulting in a
20 reduced gate-source voltage.

In more detail, the sense transistor 329 is coupled to a first input of a current image formed by transistors 333 and 335 and the gate of the output transistor 331 is connected to a second input of this current image circuit. The gate of the
25 output transistor 331 is further coupled to a current source 337 which may be formed by a transistor having source and gate coupled together to provide a relatively constant current source having a relatively high impedance.

When the sense transistor 329 is switched off, substantially no current flows
30 through either input of the current image (i.e. through transistor 333 or

transistor 335) and the current source 337 causes the gate of the output transistor 331 to remain high and thereby to be switched off.

When the FET 207 approaches the linear region and the sense transistor
5 starts conducting current, the current is mirrored to the drain of transistor 335. If the current is higher than the current of the current source 337, the gate of the output transistor is drawn lower and the output transistor 331 switches on. The output transistor 331 consequently starts drawing current from the drain of transistor 309 thereby causing the voltage at the drain of
10 transistor 317 to reduce. This is coupled to the gate of the FET 207 through the inverting class AB stage thereby causing the gate voltage of the FET 207 to be increased and the gate source voltage to decrease. This restricts the supply voltage V_{cc} and thereby prevents the FET 207 from entering the linear region.

15

Thus, the circuit of FIG. 3 provides for a power amplifier module 200 having improved performance with respect to the prior art.

FIG. 4 illustrates a comparison between a power amplifier module in
20 accordance with prior art and a power amplifier module in accordance with an embodiment of the invention. Curve 401 illustrates the transient response of a power amplifier as illustrated in FIG. 1 to a GSM power down ramp input signal. Curve 403 illustrates the transient response of a power amplifier module as illustrated in FIG. 3 to a GSM power down ramp input signal. It is
25 clear that the circuit of FIG. 4 provides a much smoother and less square power ramp thereby significantly reducing the spurious at higher frequencies. Specifically, FIG. 4 illustrates the effect of the inclusion of the feed back control loop, for V_{in} larger than the battery voltage when this is at the lowest voltage of 2.8V. FIG. 4 clearly illustrates the requirement for and benefit of
30 introducing the feedback control loop.

This is more clearly illustrated in FIG. 5, wherein the corresponding spectra are illustrated. Curve 501 illustrates the frequency spectrum for a power amplifier as illustrated in FIG. 1 to a GSM power down ramp input signal.

Curve 503 illustrates the frequency spectrum for a power amplifier module as
5 illustrated in FIG. 3 to a GSM power down ramp input signal.

It can be noted that the power amplifier module of FIG. 3 has spurious levels approximately 20 dB lower than that of FIG. 1. Thus, whereas the circuit of FIG. 1 fails to meet the GSM specifications, the circuit of FIG. 3 meets these
10 with a substantial margin.

It will be appreciated that although the above description has focussed on a description applicable to a power supply transistor which is a Field Effect Transistor, the invention is equally applicable to a bipolar transistor.

15

Specifically, for a bipolar transistor the detection circuit preferably detects if the bipolar transistor may be close to entering the region known as the saturated region. In the saturated region, the collector current depends strongly on the collector emitter voltage and the gain is low. Consequently, the
20 bipolar transistor is preferably operated in the active region where the gain is high and the dependency of the collector current on the collector emitter voltage is low.

The detection circuit for a bipolar transistor may be similar to that described
25 for a FET transistor, and specifically a transistor may be coupled to conduct current when the collector-base voltage falls below a given value.

The invention can be implemented in any suitable form. The elements and components of an embodiment of the invention may be physically, functionally
30 and logically implemented in any suitable way. Indeed the functionality may be implemented in a single unit, in a plurality of units or as part of other

functional units. As such, the invention may be implemented in a single unit or may be physically and functionally distributed between different units and modules. Specifically, some or all of the elements of the power amplifier module may be implemented as a single physical module on a single die.

5

Although the present invention has been described in connection with the preferred embodiment, it is not intended to be limited to the specific form set forth herein. Rather, the scope of the present invention is limited only by the accompanying claims. In the claims, the term comprising does not exclude the
10 presence of other elements or steps. Furthermore, although individually listed, a plurality of means, elements or method steps may be implemented by e.g. a single unit or processor. Additionally, although individual features may be included in different claims, these may possibly be advantageously combined, and the inclusion in different claims does not imply that a combination of
15 features is not feasible and/or advantageous. In addition, singular references do not exclude a plurality. Thus references to "a", "an", "first", "second" etc do not preclude a plurality.

CLAIMS

1. A power amplifier module comprising:
 - an RF power amplifier circuit (201) having a power supply regulated
 - 5 output power level;
 - a power supply transistor (207) coupled to the power amplifier circuit (201) and operable to control a power supply to the power amplifier circuit (201) in response to a drive signal;
 - a drive circuit (209) coupled to the power supply transistor (207) and
 - 10 operable to generate the drive signal in response to a power level input signal; characterized by further comprising:
 - operating characteristic responsive means (211) responsive to a voltage across the power supply transistor (207) related to saturation of the power supply transistor (207); and
 - 15 a control circuit (213) coupled to the drive circuit (209) and operable to control the drive signal in response to the voltage across the power supply transistor (207).
- 20 2. A power amplifier module as claimed in any previous claim wherein the voltage across the power supply transistor (207) is related to an operating gain characteristic of the power supply transistor (207).
3. A power amplifier module as claimed in any previous claim wherein the
- 25 control circuit (213) comprises a negative feedback loop from the operating characteristic responsive means (211) to the drive circuit (209).
4. A power amplifier module as claimed in any previous claim wherein the power supply transistor (207) is a Field Effect Transistor (FET).

5. A power amplifier module as claimed in claim 4 wherein the control circuit (213) is operable to control the drive signal to substantially prevent the power supply transistor (207) from entering a FET linear region operating state.

5

6. A power amplifier module as claimed in any previous claim wherein the operating characteristic responsive means (211) comprises a sense transistor (329) operable to detect a drain-gate voltage of the power supply transistor (207).

10

7. A power amplifier module as claimed in claim 6 wherein the sense transistor (329) is operable to conduct a current if the power supply transistor (207) enters a FET linear region of operation and the control circuit (213) is operable to control the drive signal in response to the current.

15

8. A power amplifier module as claimed in claim 7 wherein the sense transistor (329) conducts current if a drain-source voltage of the power supply transistor (207) is below a gate-source voltage minus a threshold voltage of the power supply transistor (207).

20

9. A power amplifier module as claimed in claim 7 or 8 wherein the control circuit (213) is operable to reduce an absolute amplitude of the drive signal in response to the sense transistor (329) conducting the current.

25 10. A power amplifier module as claimed in any of claims 7 to 9 wherein a gate of the sense transistor (329) is connected to a gate of the power supply transistor (207) and a source of the sense transistor (329) is connected to a drain of the power supply transistor (207).

11. A power amplifier module as claimed in any of claims 6 to 10 wherein the sense transistor (329) has a threshold voltage similar to the threshold voltage of the power supply transistor (207).

5 12. A power amplifier module as claimed in any of claims 6 to 11 wherein the control circuit (213) comprises an output transistor (331) coupled to the sense transistor (329) and to a signal junction in the drive circuit (209) such that if the sense transistor (329) conducts current, the output transistor (331) becomes active and causes a signal level at the signal point to be reduced.

10

13. A power amplifier module as claimed in claim 12 wherein the sense transistor (329) is connected to a first input of a current image circuit (333, 335) and the output transistor (331) is connected to a second input of the current image circuit (333, 335).

15

14. A power amplifier module as claimed in any previous claim wherein a supply voltage for the power supply transistor (207) is a variable voltage.

15. A power amplifier module as claimed in any previous claim wherein the
20 power supply transistor (207) is a bipolar transistor

16. A power amplifier module as claimed in claim 15 wherein the control circuit (213) is operable to control the drive signal to substantially prevent the power supply transistor (207) from entering a bipolar transistor saturated
25 region.

17. A power amplifier module as claimed in claim 15 or 16 wherein the means for determining (211) comprises a bipolar sense transistor operable to detect a collector-base voltage of the power supply transistor (207).

30

18. A Time Division Multiple Access radio comprising:

means for generating a power ramp signal;

a power amplifier circuit (201) having a power supply regulated output power level;



a power supply transistor (207) coupled to the power amplifier circuit
5 (201) and operable to control a power supply to the power amplifier circuit (201) in response to a drive signal;

a drive circuit (209) coupled to the power supply transistor (207) and operable to generate the drive signal in response to the power ramp signal; characterized by further comprising:

10 operating characteristic responsive means (211) responsive to a voltage across the power supply transistor (207) related to saturation of the power supply transistor (207); and

a control circuit (213) coupled to the drive circuit (209) and operable to control the drive signal in response to the voltage across the power supply
15 transistor (207).

1/3

*FIG. 1**FIG. 2*




300

FIG. 3

**FIG. 4****FIG. 5**

INTERNATIONAL SEARCH REPORT

International Application No
PCT/EP2004/014169

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H03G3/00 H03F1/02 H03F3/45

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H03F H03G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2002/074980 A1 (SANDER WENDELL B) 20 June 2002 (2002-06-20) paragraph '0022!; figure 4	1-5, 14-16, 18
A	US 2002/183019 A1 (DENT PAUL W ET AL) 5 December 2002 (2002-12-05) paragraph '0035! - paragraph '0045!; figures 4A,5	1-4, 14, 15
A	US 6 566 944 B1 (PEHLKE DAVID R ET AL) 20 May 2003 (2003-05-20) column 6, line 7 - column 7, line 66; figure 7	1-4, 14, 15
	----- -/--	

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

° Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- * & * document member of the same patent family

Date of the actual completion of the international search

4 April 2005

Date of mailing of the international search report

11/04/2005

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Kurzbauer, W

INTERNATIONAL SEARCH REPORT

International Application No
PCT/EP2004/014169

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0 558 793 A (DEUTSCHE AEROSPACE AG; DAIMLERCHRYSLER AEROSPACE AKTIENGESELLSCHAFT) 8 September 1993 (1993-09-08) column 8, line 45 - column 9, line 54; figures 5-8 -----	1-4, 14, 15
A	US 2003/040343 A1 (EPPERSON DARRELL ET AL) 27 February 2003 (2003-02-27) paragraph '0012!; figure 2 -----	1-4, 18
A	US 2002/137480 A1 (HADJICHRISTOS ARISTOTELE ET AL) 26 September 2002 (2002-09-26) paragraph '0002!; figure 5 -----	1, 18
A	US 2003/197556 A1 (SCHELL STEPHAN V ET AL) 23 October 2003 (2003-10-23) figures 5,6 -----	1-4, 18
A	US 5 497 125 A (ROYDS ET AL) 5 March 1996 (1996-03-05) figures 1,2 -----	1, 18
A	US 2002/077066 A1 (PEHLKE DAVID R ET AL) 20 June 2002 (2002-06-20) paragraph '0005!; figure 4 -----	1-4, 18

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/EP2004/014169

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 2002074980	A1	20-06-2002	AU 3083202 A EP 1378057 A2 JP 2004537873 T TW 535354 B WO 0249206 A2	24-06-2002 07-01-2004 16-12-2004 01-06-2003 20-06-2002
US 2002183019	A1	05-12-2002	EP 1451926 A2 JP 2005504458 T WO 02097972 A2	01-09-2004 10-02-2005 05-12-2002
US 6566944	B1	20-05-2003	AU 2003205260 A1 EP 1476941 A2 WO 03073603 A2	09-09-2003 17-11-2004 04-09-2003
EP 0558793	A	08-09-1993	DE 4206352 A1 DE 59209813 D1 DK 558793 T3 EP 0558793 A1 ES 2143983 T3	02-09-1993 06-04-2000 05-06-2000 08-09-1993 01-06-2000
US 2003040343	A1	27-02-2003	EP 1419574 A2 WO 02101944 A2 US 2004072597 A1	19-05-2004 19-12-2002 15-04-2004
US 2002137480	A1	26-09-2002	EP 1410494 A2 JP 2004526376 T WO 02082633 A2 US 2005032488 A1	21-04-2004 26-08-2004 17-10-2002 10-02-2005
US 2003197556	A1	23-10-2003	US 6734724 B1 AU 9674001 A CN 1470102 A EP 1362415 A2 JP 2004529514 T WO 0229969 A2	11-05-2004 15-04-2002 21-01-2004 19-11-2003 24-09-2004 11-04-2002
US 5497125	A	05-03-1996	GB 2279779 A CA 2124880 A1	11-01-1995 03-12-1994
US 2002077066	A1	20-06-2002	AU 1668602 A CN 1535497 A EP 1366562 A2 WO 0249300 A2	24-06-2002 06-10-2004 03-12-2003 20-06-2002